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Abstract— The use of performance trade-off fronts, also known 
as Pareto fronts, in emerging design methodologies for analog 
integrated circuits is a keystone to overcome the limitations of the 
traditional top-down methodologies. However, most techniques 
reported so far to generate the fronts neglect the effect of the 
surrounding circuitry (such as the output load impedance) on the 
Pareto-front, thereby making it only valid for the context where 
the front was generated. This strongly limits its use in 
hierarchical analog synthesis because of the heavy dependence of 
key performances on the surrounding circuitry, but, more 
importantly, because this circuitry remains unknown until the 
synthesis process. We propose a new technique to generate the 
trade-off fronts that is independent of the load that the circuit 
has to drive. This idea is exploited for a Miller operational 
amplifier, and experimental results show that this is a promising 
approach to solve the issue. 
I. INTRODUCTION 
Analog integrated circuits still lag behind their digital 
counterpart in terms of Electronic Design Automation. Beyond 
any single reason, the inherent complexity of designing the 
simplest of the analog systems (the many non-ideal effects, the 
larger sensitivity to noise, etc.) has made difficult the same 
pace of evolution in systematic design methodologies.  
A hot topic in this sense is the systematization of 
hierarchical design of analog circuits. This process begins with 
the system requirements and ends at the device level, with the 
specification of transistor sizes, values of all passive devices, 
and so on. The facts that most building blocks in any analog 
hierarchy feature a multi-dimensional space of performance 
characteristics and that the mapping between design objectives 
(or performances) and design variables (like the W and L of a 
transistor) is an involved problem, make analog hierarchical 
synthesis a very complex problem. 
Traditionally, this problem has been addressed by using a top-
down design approach [1], where the system is hierarchically 
decomposed in different sub-system building blocks, down to 
the device level. At each hierarchical level, an appropriate 
architecture is selected for each block and its specifications are 
transmitted into a sub-set of specifications for each of the sub-
blocks. The top-down specification transmission process ends 
up when the device level is reached, i.e., specification 
transmission at that level implies obtaining device sizes. 
However, this approach has two important drawbacks: first, 
it does not guarantee the feasibility of the building blocks (as 
their requirements are being derived in the specification 
transmission process) since it is unknown if these requirements 
are realizable or not at lower hierarchical levels; second, there 
are not accurate estimates of power consumption and area 
occupation at the beginning of the specification transmission 
process (at any intermediate hierarchical level) since these two 
figures depend also on low-level details, not known at this 
early stage of the design. 
In the recently proposed multi-objective bottom-up 
(MOBU) approach [2], the hierarchy is handled in a bottom-
up-first way by means of the concept of Pareto-optimal front 
(POF), a promising resource to palliate the drawbacks of 
traditional top-down design methodologies [3][4][5]. A POF is 
the set of different instances or designs (e.g., different sizing) 
of a circuit block that best characterizes the trade-offs between 
competing performances, like power vs. speed. Generating the 
POF is a multi-objective optimization problem [6], typically 
solved by a population-based optimization algorithm, coupled 
to a performance evaluator (such as an electrical simulator). 
This problem is formulated by maximizing or minimizing, 
simultaneously, a set of b design objectives, 
1 2( ) { ( ), ( ), , ( )}bf f f= =y F x x x xK , where x is a vector of design 
ues, for the lowest level of the 
hierarchy, or performance characteristic, for upper levels), and 
each fi (x) is a performance characteristic of the circuit (such as 
dc gai he final outcome of the optimization process is a b-
dimensional, discrete hypersurface, i.e. the front, that embodies 
the performance trade-offs that the circuit can provide (one 
design of the front is no better than any other design of the 
front, except for, at least, one performance value; the designs of 
the front are said to be non-dominated, while the rest of designs 
found over the optimization process are dominated). All these 
concepts are illustrated in Figure 1.  
POF generation typi vo
variables (device sizes and val
n). T
lves many thousands of 
sim
feasibility and accurate estimates are guaranteed. 
cally in
ulations and, hence, quite long computation times. However 
the potential of the POF concept is that, once generated, it 
could be used wherever and whenever necessary, that is, in any 
synthesis problem involving such building blocks. Notice that 
the front establishes fully defined, bi-univocal relations 
between performances and device sizes. In this way, it is in 
principle possible to hierarchically compose all the building 
blocks’s trade-off fronts to obtain the complete trade-off front 
of an analog system. Then, mapping the systems requirements 
becomes a rapid, straightforward process, where, both 
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However, there still lies a fundamental issue: that the 
ultimate value of many commonly used performance 
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ich 
the perf
racteristics of analog circuits do not only depend on the 
block itself, but on its surrounding circuitry. That is, the 
generated Pareto-front depends on the context where the analog 
building block is being used. Consider, for instance, the load 
impedance that a typical analog block such as the operational 
amplifier has to drive. For instance, if the operational amplifier 
is required to have a dc gain of 50dB when a 5kΩ-load is at its 
output and the Pareto front was obtained with a 100kΩ-load, 
then the selected designs may turn useless, possibly because 
their output impedances are much larger than 5kΩ. This same 
situation arises in hierarchical synthesis, because, as said 
above, the surrounding circuitry of the building block is 
unknown (and so is the load impedance). It is essential to stress 
the importance of this fact, because the use of POFs to solve 
the issues of top-down design and improve the systematic 
design of analog circuits is heavily compromised by this 
limitation.  
In the application of the MOBU methodology to a real-life 
design probl
ounding circuitry have been circumvented by selecting 
only those designs from the Pareto fronts of the different 
building blocks that meet certain constraints: for instance, that 
the output impedance of the DAC block is higher than the 
output resistance of the corresponding integrator, or that the 
first non-dominant pole of the output impedance of the DAC is 
significantly higher than the integrator gain-bandwidth product. 
The problem is that this is an ad-hoc solution, that overly 
constrains the design problem and limits the effectiveness of 
POF-based synthesis as only a small fraction of designs of the 
POF are eventually used (imposing the above described 
constraints leads to an important reduction in the number of 
valid solutions for the converter, for which there initially were 
over a hundred valid designs for each building block). 
Our proposed approach is to generate Pareto fronts of 
analog circuits that circumvent the dependence w
ounding circuitry. In this paper, we develop this approach 
for operational amplifiers, for which a methodology to 
transform the POF of small-signal characteristics among 
arbitrary load conditions is introduced. 
Section II describes the generation of POFs independently 
of the surrounding circuitry. Sectio
thodology with an example for a Miller operational 
amplifier. Finally, conclusions are presented in Section IV. 
II. LOAD-INDEPENDENT PARETO-OPTIMAL FRONTS 
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Let us consider the Miller operational amplifier, for wh
ormances of interest are: dc gain, , unity-gain 0A
frequency, uf , phase margin, PM, and output impedance, oZ . 
The optimization process aims at maximizing the first three 
performances ( 0A , uf  and PM) and minimizing oZ . Some f 
these performances depend on the load conditions, so when the 
POF for this blo   generated, a load will be in uded in the 
evaluation of the individuals of the POF.  
The operational amplifier can be considered a two-port, like 
that shown in Figure 2. Voltage v  and cu
 o
Figure 1. Illustrating the Pareto-optimal front concept for a two-
dimensional front. ck is cl
rrent i  represent the 
diff
2
1 1
erential input voltage and current respectively.  Voltage v2 
and current i2 represent the output voltage and current 
respectively (in case of single output). As we need a load-
independent characterization of the amplifier, we may 
consider, a priori, any matrix characterization of two-ports. 
However, the two-port matrix parameters must be selected 
intelligently, according to the performances of interest of the 
block. Let us consider the hybrid-2 parameters [8] to 
characterize the two-port: 
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In this equation, parameter epresents the i
impedance, 
11h′  r nput 
12h′  is the inverse curre n, 21hnt gai ′  represents the 
voltage gain of the amplifier without any load and 22h′  is the 
output impedance. The voltage gain and output impedance 
when a certain load LZ is added can be obtained from 1) (  and 
the constitutive equation: 
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Equation (3) allows to obtain the hybrid-2 parameters 21h′  
and 22h′ from the voltage gain, ( )vA s , and out  
impedance, ( )o
put
Z s , for some known load conditions, and vice 
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+ +
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Figure 2. Two-port with arbitrary load. 
versa, obt the voltage gain ( )vain A s and output 
impedance ( )oZ s for some load from the h 2 parameters 
21h′  and 22h′ oreover, a particular case is that in which 
→ ∞ .  this case, 21h′  and 22h′  are identical to ( )v
ybrid-
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ation and transformation methodology that is proposed in 
this paper to transform a POF for some known loading 
conditions to arbitrary new loading conditions. 
Let us assume that we wish to generate th
is 
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 k
dual
the P
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e POF r the 
of i  for 
divi  of this POF, store pole and 
put impedance, dc voltage gain, unity-gain frequency, and 
phase margin for some arbitrary loading conditions. The 
generation methodology proceeds as follows: 
1) Generate the POF of the performances 
e known loading conditions by using a multi-objective 
optimization algorithm with a nested electrical simulator as 
performance evaluator. 
2) For each sample o
o locations of the output impedance ( )oZ s  and the voltage 
gain ( )vA s , both being frequency depen  functions. This 
inform n can be retrieved from common electrical 
simulators.  
3) Use (3)
dent
aramet
atio
 to
Figure 3. Projections of the POF generated by the multiobjective 
optimization algorithm for a capacitive load of 1pF.  ex the h id p ers tract ybr 21( )h s′  and 
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ai n ary 
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( )s  for each sample. Notice that, from basic cuit theory, 
the poles of 21( )h s′  and 22 ( )h s′  are identical. 
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processing of the network functions. 
Notice that this procedure can 
wn loading conditions.  
The first step of this
putational effort by far, but notice that the results of step 3 
are independent of the application, i.e., independent of the final 
loading conditions. Therefore, the first three steps can be 
performed beforehand, and the results stored and used 
whenever and wherever necessary. 
In this section, the proposed methodo
 generation of the POF of the Miller operational amplifier, 
when a resistive-capacitive load is applied. Following step 1, a 
POF with a capacitive load of 1pF was first generated for the 
four objectives: dc voltage gain, unity-gain frequency, phase 
margin, and output impedance. The design variables in this 
case are the width and length of the transistors, plus the bias 
current and the compensation capacitor. Different constraints 
are imposed to the problem in order to obtain correct and useful 
sized circuits; for example, dc gain is set to be larger than 
20dB, and phase margin 90º 10ºPM> > . The POF was 
generated by coupling the or HSPICE to the 
multi-objective evolutionary optimization algorithm 
NSGAII [9]. The population size and number of generations 
were 1500 and 150, respectively. Generation of this POF took 
about 1 hour 36 minutes of CPU time on a 2.2 GHz processor. 
The result is obviously 1500 sample points of the 4-
dimensional POF. For illustration purposes, Figure 3 shows the 
projections of the 1500 po  this 4-dimensional 
hypersurface on the dc gain vs. unity-gain frequency plane, on 
the phase margin vs. unity-gain-frequency plane, and on the dc 
gain vs. output impedance plane. Each of these points 
represents a sized circuit showing the best trade-offs among the 
four performances considered. 
From the el
ints of
F, the network functions ( )vA s and ( )oZ s  of each design 
point can be easily obtained. A by ap g nd plyin (3) to each of 
these points, the hybrid-2 parameters 21h′  and 22h′ of the 1500 
points are calculated. These two steps are performed in less 
than 5 minutes. Notice that all the steps performed so far are 
independent of the final load conditions. Therefore, although 
computationally costly, they are performed long before the 
load is known and the other steps have to be performed. 
Assume that we need now to generate the POF for a load of 
2pF
d by 
cou
 and 50kΩ. Using the points previously stored, the new 
POF is generated by applying steps 4 and 5 in Section II. 
Figure 4 shows the three projections of the 4-dimensional front. 
The application of these two steps takes only 20 seconds.  
To assess the procedure, the POF was also generate
pling the optimizer with the electrical simulator for this new 
2pF-50kΩ load (that is, not following the transformation 
procedure proposed here). A set of samples of the POF with 
similar quality characteristics is obtained (see Figure 5). 
However, as in the generation of the initial POF, 1 hour and 36 
Figure 4. Projections of the POF obtained by the transformation 
procedure for a load of 2pF-50kΩ. 
Figure 5. Projections of the POF generated by the multiobjective 
optimization algorithm for a load of 2pF-50KΩ. 
minutes of CPU are employed instead of the 20 seconds that 
were required by the transformation procedure described here. 
This is an acceptable time in order to incorporate this technique 
into a hierarchical synthesis flow where iterative evaluations of 
circuit performances are necessary. Notice that the POFs in 
Figures 4 and 5 are similar but the samples are different due to 
the finite population size and the stochastic nature of the multi-
objective evolutionary algorithm. When comparing Figure 3 
and Figure 4, it can be observed that the transformation 
procedure implies an important movement of points in the 
design objective space. Density of points in Figure 4 might 
become smaller because in the transformation some points may 
move to regions that are not of interest (for example, very low 
phase margin or dc gain), or because the transformation 
procedure can move a point to a position in the 
objective/performance space where it becomes dominated by 
other points. Although some points may become dominated 
after the transformation, the procedure guarantees that a point 
of the transformed POF may not originate from a dominated 
point of the initial performance space.  
IV. CONCLUSIONS 
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